One paper titled “LLM-Based Automatic Architecture Optimization for AI Model HLS Implementation on FPGA” has been accepted by DAC 2026.
Jie Zhao (赵捷)
Leader
CYCLE is an abbreviation for Compiler Systems Yielding for Computational Languages and Execution Acceleration.